10 JUL 2026 - Back up to full speed! Let's be honest: for the last few months, TorrentFunk was painfully slow. Pages crawled, searches dragged, and just loading the site tested everyone's patience. We hunted the problem down to our network and rebuilt it from the ground up — smarter caching, a much bigger and faster connection, and a lot of fine-tuning under the hood. The difference is night and day: the site now loads in a fraction of a second. No more waiting around. Thanks for sticking with us through the slow spell. Now go discover your funk!
TORRENT DETAILS
Udemy - Simple Axi Bus Design Using Verilog Hdl
TORRENT SUMMARY
Status:
All the torrents in this section have been verified by our verification system
Language: English | Size: 595.23 MB | Duration: 1h 4m
AXI in easy understand
What you'll learn
Concept of AMBA bus protocol
Concept of AXI Bus
Design and implementation of AXI bus using Verilog HDL
Verification of AXI bus
Requirements
Verilog HDL
If You Need More Stuff, kindly Visit and Support Us -->> https://CourseWikia.com
Get More Tutorials and Support Us -->> https://FreeCourseWeb.com
We upload these learning materials for the people from all over the world, who have the talent and motivation to sharpen their skills/ knowledge but do not have the financial support to afford the materials. If you like this content and if you are truly in a position that you can actually buy the materials, then Please, we repeat, Please, Support Authors. They Deserve it! Because always remember, without "Them", you and we won't be here having this conversation. Think about it! Peace...
VISITOR COMMENTS (0 )
FILE LIST
Filename
Size
~Get Your Files Here !/1 - Course Introduction/1 - Introduction.mp4
22.5 MB
~Get Your Files Here !/1 - Course Introduction/2 - AMBA introduction.mp4
6.3 MB
~Get Your Files Here !/1 - Course Introduction/3 - Comparision between AHB AXI APB.mp4
12.9 MB
~Get Your Files Here !/2 - AXI bus/10 - Read process Timing diagram.mp4
15.1 MB
~Get Your Files Here !/2 - AXI bus/11 - Dependencies between channel handshake signals.mp4
10.9 MB
~Get Your Files Here !/2 - AXI bus/4 - Introduction to AXI.mp4
6.1 MB
~Get Your Files Here !/2 - AXI bus/5 - AXI channel Architecture of Readwrites.mp4
17.6 MB
~Get Your Files Here !/2 - AXI bus/6 - AXI signals.mp4
12 MB
~Get Your Files Here !/2 - AXI bus/7 - Handshaking signals.mp4
12 MB
~Get Your Files Here !/2 - AXI bus/8 - Signal Diagram.mp4
20 MB
~Get Your Files Here !/2 - AXI bus/9 - Write process Timing diagram.mp4
12.1 MB
~Get Your Files Here !/3 - Implementation of Simple AXI bus/12 - AXI state machine for write read.mp4
2.4 MB
~Get Your Files Here !/3 - Implementation of Simple AXI bus/13 - AXI MasterSlave Block diagram and Writeread process.mp4
11.1 MB
~Get Your Files Here !/4 - Source code/14 - axi-master-write.v
3.1 KB
~Get Your Files Here !/4 - Source code/14 - axi-slave-write.v
2.7 KB
~Get Your Files Here !/4 - Source code/14 - Design of AXI bus using verilog HDL write process.mp4
279.4 MB
~Get Your Files Here !/4 - Source code/15 - axi-master-read.v
2.5 KB
~Get Your Files Here !/4 - Source code/15 - axi-slave-read.v
2.2 KB
~Get Your Files Here !/4 - Source code/15 - Design of AXI bus using verilog HDL Read process.mp4
123.3 MB
~Get Your Files Here !/4 - Source code/16 - AXI master slave.mp4
12.8 MB
~Get Your Files Here !/4 - Source code/16 - axi-master.v
1.6 KB
~Get Your Files Here !/4 - Source code/16 - axi-slave.v
1.5 KB
~Get Your Files Here !/4 - Source code/17 - design.sv
188 B
~Get Your Files Here !/4 - Source code/17 - Test bench simulation.mp4
19 MB
~Get Your Files Here !/4 - Source code/17 - testbench.sv
